Temperature dependence of electrical properties in N-and P-type in situ doped polycrystalline silicon nanowires synthesized by the sidewall spacer formation technique has been studied. Experimental analysis has been carried out for a temperature range from 200 K to 530 K on in situ doped polycrystalline silicon nanowires with doping level varying from 2 × 10 16 to 9 × 10 18 cm −3 . Results show that for N-and P-type doped samples the temperature dependence of the conductivity follows the 3D variable range hopping model due to hopping between localized electronic states near the Fermi level. The corresponding densities of states are determined following exponential (tail states) distributions associated to the statistical shift of the Fermi level.
Introduction
Quasi-one dimensional semiconductor nanowires feature a high surface-to-volume ratio and special electronic and optical properties, arising from the size confinement in the nano-sized channel region [1] [2] [3] [4] . These unique aspects, especially in silicon nanowires (SiNWs), stimulate enormous research efforts to design and develop a new generation of high performance FET transistors and sensors by incorporating the SiNWs as the functional channels. The SiNWs technologies highlighting intrinsic compatibility to classical silicon technology have the potential to enable the development of innovative, high-performance and low-cost sensors applications, and bring significant impact in areas of electronics, mechanics, genomics and biomedical diagnosis.
SiNWs can be synthesized by the top-down approach, using various advanced methods such as e-beam [5] , AFM [6] or deep UV [7] lithographies. The main disadvantage of these advanced lithographic tools with nanometer size resolution rests on their high cost. An alternative way is the bottom-up approach that usually employs metal catalytic growth. The most commonly used growth technique is the VLS (vapor-liquid-solid) method using metallic nanoparticles. The metal catalyst used is usually gold although other metals are also employed [8] . However, this approach suffers from the difficulty in precise positioning and self-orientation of the nanowires in a planar configuration.
In this work, SiNWs are synthesized without requiring costly lithographic tools, following the sidewall spacer formation technique (top down approach), commonly used in submicron scale device silicon technology to insulate device active area. The spacer at nanometric scale made of silicon constitutes the nanowire. This method is an alternative way to synthesize SiNWs in a 2D configuration [9, 10] compatible with planar Si technology. In this case, SiNWs present a polycrystalline structure, and their electrical behavior is expected to be different from crystalline SiNWs due to higher defect density. In this kind of disordered material, the electronic transport is strongly affected by the carriers trapping effects at these defects. The corresponding energy distribution of the states (DOS) is representative of the crystal quality of the material, and many studies have been devoted to the determination of the DOS. Few studies about electrical behavior in polycrystalline silicon NWs have been reported. Thus, prior to developing polycrystalline silicon NWs based devices, in particular for high-performance electronics applications, a good understanding of electronic polycrystalline silicon NWs properties is required. In this paper, carrier transport in polycrystalline silicon NWs is analyzed as a function of temperature and doping level. Analysis is based on the hopping process between localized states related to the nanowire sizedependent defect density within the polycrystalline silicon nanowire. An experimental approach to extract exponential localized tail states distributions is presented.
Experimental details
The key fabrication steps of polycrystalline silicon NWs are illustrated in figure 1 . First, a dielectric film A is deposited on an oxidized silicon substrate and patterned into islands by conventional UV lithography. Then, a polycrystalline silicon layer is deposited by the LPCVD technique. Accurate control of the polycrystalline silicon layer reactive ion etching (RIE) rate leads to the formation of nanometric size sidewall spacers that can be used as nanowires. The feasibility of this technological step was previously reported [10] . Thus, polycrystalline silicon NWs with a 50 nm curvature radius were synthesized (see figure 2(a) ). This method allows the fabrication of the parallel SiNWs network.
Phosphorus (or Boron) in situ doped polycrystalline silicon films used for nanowires were deposited by thermal decomposition of a mixture of pure silane and phosphine (or diborane) diluted in helium. The in situ doping level is controlled by adjusting the PH 3 /SiH 4 (or B 2 H 6 /SiH 4 ) mole ratio varying from 0 for undoped films to 6 × 10 −5 (or 10 9 × 10 18 cm −3 (or 2 × 10 16 to 6 × 10 18 cm −3 ) [11] . Silicon films were deposited in an amorphous state at 550
• C and 90 Pa, and then crystallized by a thermal annealing in vacuum at 600
• C for 12 h. The in situ doped polycrystalline silicon NWs were integrated into resistors devices in coplanar structure (figure 2(b)) for electrical characterization. In this way, the nanowires were capped by a SiO 2 layer deposited by the atmospheric pressure chemical vapor deposition (APCVD) technique at 420
• C and contact openings wet etched. Contact electrodes were made of thermally evaporated aluminum and defined by wet etching. Finally a thermal annealing in the forming gas (N 2 /H 2 :0.9) was carried out at 390
• C to ensure good electrical contacts. Resistors were fabricated with 10 μm length parallel SiNWs.
Electrical dark conductivity of the polysilicon nanowires, σ , was deduced from I(V) measurements collected at room temperature using a HP 4155 B semiconductor parameter analyzer. For current-temperature measurements, in the range 200 K to 530 K, samples were placed in a cryostat in vacuum (10 −3 -10 −4 Pa) and dark current was measured using a Keithley 617 electrometer.
Results and discussion
The polycrystalline silicon NWs structural quality is quite different from the polycrystalline silicon layer. Indeed, because the crystallization process of the amorphous silicon layer from which NWs are processed starts from seeds located at the bottom interface (seed layer in figure 3 ), the polycrystalline silicon layer is usually considered to be made of large size (>100 nm) monocrystalline grains with a columnartype structure. In this case, according to Seto's theory [12] carriers transport is strongly affected by intergranular barriers induced by the carriers trapping effect at defects located at these grain boundaries. Such electrical behavior was previously reported by our group for 100 nm radius curvature polycrystalline silicon nanowires [13] . Indeed, as illustrated in figure 3 , the structural defect density involved (including grain boundaries) is higher in the inferior part of the layer (few nanometers thick) constituting the nanowires. Thus, the structural quality of the 50 nm radius curvature NWs is likely quite similar to micro-or nano-crystalline silicon material embedding quasi uniformly distributed high defect density (strongly affecting carriers transport). Therefore, a different transport mechanism is expected in these NWs. The most convenient model describing electrical properties in such disordered N-or P-type semiconductor material is the carrier hopping between localized states close to the conduction band (E C ) or valence band (E V ) edges, respectively, firstly proposed by Mott [14] . In this case, the carrier transport mechanism is thermally activated. The activation energy was deduced from the slope of the linear decrease of the electrical conductivity in an Arrhenius representation. For N-and P-doped polycrystalline silicon nanowires, the corresponding measured activation energy (E A ) decreases with the doping concentration, and is significantly lower than the expected values for polycrystalline silicon layers [12] ( figure 4(a) . In particular, measured activation energy for undoped silicon nanowires is significantly lower than the expected midgap value for undoped silicon (∼0.55 eV). Such values of E A highlight that thermoelectronic conduction is not predominant and validate the contribution of localized states for carrier transport. In addition, the decrease of E A is related to the increase of the carrier number in the silicon nanowires and thus also to the statistical shift of the Fermi level into the bandgap energy. Electrical properties of polycrystalline silicon NWs were investigated as a function of temperature and in situ doping level. For all studied polycrystalline NWs, dark conductivity is thermally activated, and the temperature dependence, displayed in figures 4(b) and (c), follows the 3D variable range hopping (VRH) mechanism described by Mott's law [14] :
where in our case σ 0 and T 0 are both dependent on the doping level, and [15] [16] [17] [18] [19] :
with k being the Boltzmann constant, N(E F ) being the density of localized states near the Fermi level calculated by adjusting the parameter electronic wave decay length γ −1 for localized states (0.3 nm γ −1 3 nm) and c being a constant in the range of 2.06-4.2 depending on the N(E F ) feature [16] . In this model, hopping refers to carrier tunneling transitions from occupied to unoccupied localized states, the state energy difference being bridged by emission of absorption of one or several phonons. The hopping between states close in energy level (even if they are wider spaced) becomes preferable to those between the nearest neighbors whose energies differ substantially. In addition, according to Mott [14] , N(E F )i s assumed as an energy-independent distribution, and a large number of previous studies on carrier transport [15] [16] [17] [18] [19] , in particular in amorphous, micro-or nano-crystalline silicon layers, reported the average value depending on the quality of the material.
The conductivity prefactor, σ 0 , deduced from linear fits in figures 4(b) and (c), follows (figure 5)
where T m and σ 0m are independent of doping level, with T m ≈ 755 K, σ 0m ≈ 3.4 −1 cm −1 for N-type NWs, and T m ≈ 830 K, σ 0m ≈ 15.5 −1 cm −1 for P-type NWs. According to previous study based on numerical modeling of singlephonon hopping transport [16] , such positive correlation between these two parameters predicts an exponential distribution of the localized electronic states N(E F ) related to strained bond-type defects (tail states) in the core of the disordered semiconductor. Such a state distribution feature acts as a quality factor of the polycrystalline silicon NWs.
The localized states densities were deduced from relation (2) for each doping level for N-and P-type samples, respectively. Calculations were carried out for c = 4.2 corresponding to an exponential state distribution [16] . The variations of N(E F ) with doping level are reported in figure 6 for 0.3 nm γ −1 3 nm (gray area). Previous works [20, 21] reported that the doping species mainly affect the deep state defect distribution (dangling bonds) feature, in particular for hydrogenated amorphous silicon layer, but few changes for shallow tail states distributions. In this case, one can consider that the variations of N(E F ) with the doping level should give an insight into the corresponding exponential states distributions for one adjusted γ −1 value. However, representation of such DOS versus the statistical shift of the Fermi level into the bandgap energy is commonly used. In this way, one can assume that the average free electron (n) and hole (p) concentrations for N-type and P-type samples, respectively, are given by n = ). Thus, the plots in figure 6 are directly related to the usual representations of the DOS. Previous work [11] reported that for polycrystalline silicon layers deposited under the same conditions as for the nanowires, doping efficiency is high (∼100%) for high doping levels. For such a doping efficiency for our polycrystalline silicon NWs, and such that it does not significantly influence the calculation of the Fermi level from the bandgap edges,
for N-and P-doped NWs, respectively. In this case, the corresponding DOS versus E F were replotted in figure 7 for highest γ −1 values to be consistent with N(E F ) values obtained by others experimental methods for highly disordered silicon films [17, 20, 22] .
According to these results, N(E F ) related to shallow tail states distributions (close to the band gap edges) can be modeled as
and , and E 0V = 9 meV deduced from the linear fit of the plots in figure 7 corresponding to N(E F ) values calculated for highly doped N-and P-type samples, respectively. Even if the γ −1 value is not obvious, these results of our proposed bandgap shallow tail state model mean that γ −1 ∼ 3 nm is an appropriate value for the studied polycrystalline silicon NWs. Moreover, such a value has been recently reported for such N(E F ) behavior deduced from analysis of the field effect conductance of low-temperature ( 600
• C) N-channel polycrystalline silicon TFTs reporting experimental determination of shallow tail state distribution close to the conduction band [23] . In addition, these exponential states distributions are consistent with theoretical studies previously reported in the case of hydrogenated amorphous silicon [20, 21] . However, for lightly doped samples the doping efficiency is significantly lower than for highly doped ones. Therefore, the plots of N(E F ) are not representative of the tail state distributions following (4) and (5) . In this case, due to the high defect density within the polycrystalline silicon NWs one can consider that the Fermi level is pinned and thus a quasi constant value of N(E F ) is measured. This result could be related to the energy-independent N(E F ) assumed in Mott's model, usually reported in many previous experimental analysis of the 3D VRH mechanism in undoped disordered semiconductors [15, [17] [18] [19] 24] . Only theoretical or numerical models proposed an exponential distribution of localized states for hopping process [16, 25] . Therefore, our experimental analysis gives an approach to determine the DOS to qualify disordered semiconductors and validates the model of exponential states distribution for the VRH model.
Conclusion
Analysis of the dark conductivity of 50 nm curvature radius P-and N-type in situ doped polycrystalline silicon nanowires shows that carrier transport is described by a 3D variable range hopping mechanism between defect states near the Fermi level. In this experimental study, we emphasized the influence of the structural defect densities on specific description of carriers transport. Analysis shows that the localized state distributions are related to the statistical shift of the Fermi level. In addition, our study allows the determinations from the VRH model of the corresponding exponential shallow tail state distributions close to the valence and conduction bands' edges to qualify the polycrystalline silicon nanowires.
